Abstract-A novel quadrature voltage controlled oscillator (QVCO) using current-reused technique and back-gate coupling is presented. The QVCO realized with LC-tank is demonstrated in a 0.18 um RF CMOS 1P6M process. Using the current-reused technique efficiently reduces the power dissipation. However, by stacking switching transistors in series like a cascade, the architecture cannot perform well in phase noise. Through an improved circuit schematic with back-gate coupling, the phase noise of the circuit can be lowered. As a result of reducing four transistors in the circuit, the total power dissipation can be cut down even more. The simulation shows the phase noise is around −107 dBc/Hz at 1 MHz offset and the output frequency tuning range of the fabricated QVCO is 600 kHz ranging from 5.15 to 5.75 GHz for 802.11a. The circuit draws only 1.5 mA from a 1.8-V supply. Compared with the recent works, the proposed topologies show a better phase noise performance and can be adopted for low-power applications.
For modern low cost wireless systems such as WLAN 802.11a a high level of integration and low cost are significant criterions for the transceiver architecture. The development of single-chip CMOS solutions for the 5-GHz 802.11a wireless local area network standard is desirable to enable implementations at low cost. In today's complex radio architecture, it is often necessary for the local oscillator in a transceiver to produce two tones with a quadrature phase relationship. The voltage-controlled oscillator has been the subject of intense study. Recently, a CMOS VCO can be implemented by using a ring structure or an LC tank [1] . Both of them are beneficial and detrimental. By definition, the ring VCO is known for a wide tuning range but drawback of a high phase noise that it is disqualified for most structures in modern RF transceivers. Accordingly, most investigations are focused on the LC VCO design. Owing to the limited range of the variable capacitance of the varactor, the tuning range of CMOS LC VCOs is very small. Hence, Razavi [2] proposed that the varactor controlled by the DC potentials at both of its input terminals to enable the LC VCO yielding a wide tuning range. In recent years, several techniques exist to generate quadrature [1] [2] [3] [4] . Each method has its own advantages and disadvantages. Different implementations of quadrature oscillators can be found in the literature: 1) Using four-delay stage ring oscillator to fulfill the quadrature phase. This can be done by using a polyphase filter to generate the signals [1] . 2) A VCO followed by a passive RC complex filter. The main drawback of this solution is that a power-hungry buffer is needed between the VCO and the filter [3] . 3) A VCO running at double frequency followed by a digital frequency divider based on flip-flop. 4) Two oscillators are injection locked in quadrature by coupling their second-order harmonic in anti-phase, and using a coupling network that exhibits high odd-mode and low even-mode impedance [4] . 5) Two crossed-coupled VCO forced to run in quadrature by using coupling transistors. In [5] additional coupling transistors in parallel with the tank of two differential oscillators are used for quadrature generation (P-QVCO). Alternative solutions are the series-coupled QVCO (S-QVCO) topologies as proposed in [6] . That exhibits improvements in terms of phase robustness and phase noise compared to the P-QVCO. With the demand for low cost and high integration of wireless transceiver building blocks, here, we present an alternative method to obtain quadrature oscillator based on the current-reused technique. By stacking switching transistors in series like a cascade, the structure reduces the power dissipation. Nevertheless, the stacking switching transistors in series suffer from an increase in phase noise. In this work, the original coupling transistors are modified by using back-gate coupling to improve the phase noise. A new QVCO using current-reused technique and back-gate coupling is demonstrated here. Figure 1 shows the proposed QVCO topology. This VCO adopts a cross-coupled negative-gm configuration since the structure offers higher trans-conductance for a given current, which results in fast switching of the cross-coupled pair. The cross-coupled VCO operates as switches and the topology consists of two identical VCO in series. Each one is composed of switching transistors M sw , varactors C v and inductors L. In order to analyze this circuit, the following introduction is divided into two parts: (1) the current-reused technique. (2) The back-gate coupling. (1) The Current-reused Technique
CIRCUIT BLOCKS DESCRIPTION
The main advantage of current-reused technique is to lower the power dissipation [7] . However, a frequency tuning circuit is designed to control the two sides of the varactors since the dc voltages are different between two differential output nodes (I/Q). By way of adding capacitors C blk for dc block and ac short, the voltage drop across the varactors will be identical. Moreover, we use two voltages (Vctl1 and Vctl2) to control the LC tank. The control voltage Vctl1 is adopted for tuning range and the second control voltage Vctl2 is adopted for adjusting the center of the linear region so as to maximize the tuning range. Therefore, the circuit is equivalent for two identical VCO in ac and two VCO in series like a cascade in dc. In general, a differential VCO uses a current source to start oscillators reliably and the phase noise of the VCO is increased. The node Va is operated at the double frequency of the oscillation frequency of the LC tank VCO, since the node Va is pulled up when each one of the differential NMOS turn on. As a result, the large capacitor Cgnd is adopted for ac ground to help suppress the injection of the high-frequency noise by canceling the large-amplitude harmonics generated at the node Va of the oscillator core. A VCO without a current source can operate with a low power supply. In the proposed QVCO, the current source is removed to avoid the flicker noise contributed by the current source.
The main issue for recent QVCO approach is to achieve a monolithic integration between low phase noise with a wide frequency tuning range and low power consumption at given operating frequencies. As mentioned above, although power consumption can be decreased to a half by reusing the dc current compared to the conventional QVCO topologies, it will increase the phase noise. Due to stacking switching transistors in series like a cascade, the architecture cannot perform well in phase noise. Hence, we use the back-gate coupling to improve the phase noise.
(2) The Back-gate Coupling
The useage of back-gates removes the additional noise contributions compared to the conventional coupling transistor based topology [8] . The coupling transistors are removed and the two differential VCOs are coupled through the back-gate of the core NMOS transistors. The capacitors Ccpl are adopted for ac coupling and dc block. Fig. 3(a) shows the small-signal equivalent circuit for the circled part of the conventional QVCO circuit in Fig. 2(a) . Fig. 3(b) shows the smallsignal equivalent representation for the circled part of the conventional back-gate QVCO circuit in Fig. 2(b) . Obviously, Vgs1 and Vgs2 in Fig. 3(a) are the counterparts of the Vgs3 and Vbs3 In Fig. 3(b) . Similarly, gm1 and gm2 are the matching components of gm3 and gmb3. It can be seen that the two small-signal circuits shown in Fig. 3(a) and Fig. 3(b) are essentially the same. Therefore, the back-gate coupling can be seen as the coupling transistors. In the other hand, the conventional coupling transistors dissipate 30%∼100% of the power dissipated in the core transistors, which increases the total power dissipation. It goes without saying that by utilizing the back-gate, the additional noise source and the power dissipation can be avoided altogether. (a) (b) Figure 3 : (a) Small-signal equivalent circuit in Fig. 2(a) .
(b) Small-signal equivalent circuit in Fig. 2(b) . Figure 4 shows the layout of the proposed QVCO fabricated in TSMC 0.18 µm RF CMOS 1P6M process. The chip sizes are 1.05 × 1.00 mm 2 including the pads and Fig. 5 shows the quadrature output. According to Fig. 6 , the output frequency tuning range of the fabricated QVCO is 600 kHz ranging from 5.15 GHz to 5.75 GHz from the center frequency of 5.25 GHz. Fig. 7 shows the phase noise of −107 dBc/Hz at 1 MHz offset. The core current consumed 1.5 mA from a 1.8 V supply. The figure-of merit (FOM) characteristic is expressed as [11] . 
SIMULATION RESULT
Here, f o is the oscillation frequency of the VCO, ∆f is the offset frequency, and P supply is the power consumption. In order to compare with the recent published papers, the power-frequencynormalized figure of merit (FOM) is calculated. According to Table 1 , the performance of the proposed QVCO is an excellent one for low-power topology compared with the reported results in the literature [7] [8] [9] [10] . 
CONCLUSION
A low-power quadrature VCO using current-reused technique and back-gate coupling has been presented and fabricated by TSMC 0.18 µm RF CMOS 1P6M process. The tuning range of the QVCO is about 600 KHz for the center frequency of 5.25 GHz and the phase noise at 1 MHz offset is −107 dBc/Hz while dissipating only 1.5 mA for the QVCO from 1.8 supply. Due to stacking switching transistors in series like a cascade and utilizing the back-gate of the core transistors, this work improves the drawback in phase noise of the current-reused QVCO and shows a major advantage in power dissipation compared with overall performances of the conventional QVCOs.
